View TDA4687_4630106.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

d a t a sh eet product speci?cation supersedes data of may 1993 file under integrated circuits, ic02 1997 jun 23 integrated circuits TDA4687 video processor with automatic cut-off control
1997 jun 23 2 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 features operates from an 8 v dc supply black level clamping of the colour difference, luminance and rgb input signals with coupling-capacitor dc level storage two analog rgb inputs, selected either by fast switch signals or via i 2 c-bus; brightness and contrast control of both rgb inputs saturation, contrast, brightness and white adjustment via i 2 c-bus same rgb output black levels for y/cd and rgb input signals timing pulse generation from either a 2 or 3-level sandcastle pulse for clamping, vertical synchronization and cut-off timing pulses automatic cut-off control or clamped output selectable via i 2 c-bus automatic cut-off control with picture tube leakage current compensation cut-off measurement pulses after end of the vertical blanking pulse or end of an extra vertical flyback pulse ultra-black or nominal black blanking selectable via i 2 c-bus in clamped output mode two switch-on delays to prevent discolouration before steady-state operation average beam current and peak drive limiting pal/secam or ntsc matrix selection via i 2 c-bus emitter-follower rgb output stages to drive the video output stages i 2 c-bus controlled dc output e.g. for hue-adjust of ntsc (multistandard) decoders positive amplification factor of cut-off control voltage. general description the TDA4687 is a monolithic integrated circuit with a luminance and a colour difference interface for video processing in tv receivers. its primary function is to process the luminance and colour difference signals from a colour decoder which is equipped e.g. with the multistandard decoder tda4655 or tda9160 plus delay line tda4661 and the picture signal improvement (psi) ic, tda467x, or from a feature module. the required input signals are: luminance and negative colour difference signals 2 or 3-level sandcastle pulse for internal timing pulse generation i 2 c-bus data and clock signals for microcontroller control. two sets of analog rgb colour signals can also be inserted, e.g. one from a peritelevision connector and the other from an on-screen display generator. the TDA4687 includes full i 2 c-bus control of all parameters and functions with automatic cut-off control of the picture tube cathode currents. it provides rgb output signals for the video output stages. the TDA4687 is a simplified, pin compatible (except for pin 18) version of the tda4680. the module address via i 2 c-bus can be used for both ics; where a function is not included in the TDA4687 the i 2 c-bus command is not executed. the differences with the tda4680 are: no automatic white level control; the white levels are determined directly by the i 2 c-bus data rgb reference levels for automatic cut-off control are not adjustable via i 2 c-bus clamping delay is fixed only contrast and brightness adjust for the rgb input signals the measurement lines are triggered either by the trailing edge of the vertical component of the sandcastle pulse or by the trailing edge of an optional external vertical flyback pulse (on pin 18), according to which occurs first. the tda4686 is like TDA4687 but intended for double line frequency application. ordering information type number package name description version TDA4687 dip28 plastic dual in-line package; 28 leads (600 mil) sot117-1
1997 jun 23 3 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 quick reference data symbol parameter min. typ. max. unit v p supply voltage (pin 5) 7.2 8.0 8.8 v i p supply current (pin 5) - 60 - ma v 8(p-p) luminance input (peak-to-peak value) - 0.45 - v v 6(p-p) - (b - y) input (peak-to-peak value) - 1.33 - v v 7(p-p) - (r - y) input (peak-to-peak value) - 1.05 - v v 14 3-level sandcastle pulse h+v - 2.5 - v h - 4.5 - v bk - 8.0 - v 2-level sandcastle pulse h+v - 2.5 - v bk - 4.5 - v v i(p-p) rgb input signals at pins 2, 3, 4, 10, 11 and 12 (peak-to-peak value) - 0.7 - v v o(b-w) rgb outputs at pins 24, 22 and 20 (black-to-white value) - 2.0 - v t amb operating ambient temperature 0 - 70 c
1997 jun 23 4 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 block diagram handbook, full pagewidth TDA4687 pal/secam, ntsc matrix fast signal source switch, blanking 1 contrast adjust brightness adjust, blanking 2, measurement pulses white point adjust cut-off adjust, output stages saturation adjust r g b g r b r g b r g b r g b r o g o b o 24 22 20 8 7 6 2 3 4 1 10 11 12 13 r g b 2 2 2 r g b 1 1 1 y - (r - y) - (b - y) 9 r 4 x 6-bit d/a converters 3 x 6-bit d/a converters peak drive and average beam current limiting 2 x 8-bit control registers sandcastle pulse detector timing generator bk h + v (h) sandcastle pulse 14 18 6-bit d/a converter 1st and 2nd switch-on delays cut-off comparators i 2 c-bus receiver 27 28 sda scl vfb 26 hue control voltage 15 16 average beam current 17 timing pulses 5 v p = 8 v leakage and cut-off current input 19 a45 to a40, a55 to a50, a65 to a60 aa5 to aa0 a05 to a00, a15 to a10, a25 to a20, a35 to a30 bren sc5 bcof fsdis2, fson2, fsdis1, fson1 nmen r c rgb outputs supply g b 21 23 25 cut-off storage leakage storage peak drive limiting storage cut-off control i 2 c-bus i 2 c-bus data and control signals bcof fsw 1 fsw 2 med720 fig.1 block diagram.
1997 jun 23 5 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 pinning symbol pin description fsw 2 1 fast switch 2 input r 2 2 red input 2 g 2 3 green input 2 b 2 4 blue input 2 v p 5 supply voltage - (b - y) 6 colour difference input - (b - y) - (r - y) 7 colour difference input - (r - y) y 8 luminance input gnd 9 ground r 1 10 red input 1 g 1 11 green input 1 b 1 12 blue input 1 fsw 1 13 fast switch 1 input sc 14 sandcastle pulse input bcl 15 average beam current limiting input c pdl 16 storage capacitor for peak drive limiting c l 17 storage capacitor for leakage current vfb 18 vertical ?yback pulse input ci 19 cut-off measurement input b o 20 blue output c b 21 blue cut-off storage capacitor g o 22 green output c g 23 green cut-off storage capacitor r o 24 red output c r 25 red cut-off storage capacitor hue 26 hue control output sda 27 i 2 c-bus serial data input; acknowledge output scl 28 i 2 c-bus serial clock input fig.2 pin configuration. handbook, halfpage TDA4687 med721 1 2 3 4 5 6 7 8 9 10 11 12 13 14 fsw 2 r 2 g 2 b 2 v p - (b - y) - (r - y) y gnd r 1 g 1 b 1 fsw 1 sc scl sda hue c r r o c g g o c b b o ci c l vfb c pdl bcl 28 27 26 25 24 23 22 21 20 19 18 17 16 15
1997 jun 23 6 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 i 2 c-bus protocol control the i 2 c-bus transmitter provides the data bytes to select and adjust the following functions and parameters: brightness adjust saturation adjust contrast adjust dc output e.g. for hue control rgb gain adjust peak drive limiting level adjust selects either 3-level or 2-level (5 v) sandcastle pulse enables cut-off control; enables output clamping (2 different modes) selects either pal/secam or ntsc matrix enables/disables synchronization of the execution of i 2 c-bus commands with the vertical blanking interval enables y/cd, rgb 1 or rgb 2 input. i 2 c-bus transmitter and data transfer i 2 c- bus specification the i 2 c-bus is a bidirectional, two-wire, serial data bus for intercommunication between ics in an equipment. the microcontroller transmits data to the i 2 c-bus receiver in the TDA4687 over the serial data line sda (pin 27) synchronized by the serial clock line scl (pin 28). both lines are normally connected to a positive voltage supply through pull-up resistors. data is transferred when the scl line is low. when scl is high the serial data line sda must be stable. a high-to-low transition of the sda line when scl is high is defined as a start bit. a low-to-high transition of the sda line when scl is high is defined as a stop bit. each transmission must start with a start bit and end with a stop bit. the bus is busy after a start bit and is only free again after a stop bit has been transmitted. i 2 c- bus receiver ( microcontroller write mode ) each transmission to the i 2 c-bus receiver consists of at least three bytes following the start bit. each byte is acknowledged by an acknowledge bit immediately following each byte. the first byte is the module address (mad) byte, also called slave address byte. this includes the module address, 1000100 for the TDA4687. the TDA4687 is a slave receiver (r/ w = 0), therefore the module address byte is 10001000 (88h; see also fig.3). the length of a data transmission is unrestricted, but the module address and the correct subaddress must be transmitted before the data byte(s). the order of data transmission is shown in figs 4 and 5. without auto-increment (bren = 0 or 1) the module address (mad) byte is followed by a subaddress (sad) byte and one data byte only (see fig.4).
1997 jun 23 7 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 fig.3 the module address byte. handbook, full pagewidth ack 0 r/w 0 0 1 0 0 module address 0 1 msb lsb med710 fig.4 data transmission without auto-increment (bren = 0 or 1). handbook, full pagewidth sto sad start condition data byte stop condition mad sta med697 fig.5 data transmission with auto-increment (bren = 0). handbook, full pagewidth sad start condition data byte stop condition mad sta med698 sto data bytes
1997 jun 23 8 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 a uto - increment the auto-increment format enables quick slave receiver initialization by one transmission, when the i 2 c-bus control bit bren = 0 (see control register bits of table 1). if bren = 1 auto-increment is not possible. if the auto-increment format is selected, the mad byte is followed by a sad byte and by the data bytes of consecutive subaddresses (see fig.5). all subaddresses from 00h to 0fh are automatically incremented, the subaddress counter wraps round from 0fh to 00h. reserved subaddresses 07h, 08h, 09h, 0bh and 0fh are treated as legal but have no effect. subaddresses outside the range 00h and 0fh are not acknowledged by the device. subaddresses are stored in the TDA4687 to address the following parameters and functions (see table 1): brightness adjust saturation adjust contrast adjust hue control voltage rgb gain adjust peak drive limiting adjust control register functions. the data bytes d7 to d0 (see table 1) provide the data of the parameters and functions for video processing. c ontrol register 1 nmen (ntsc matrix enable): 0 = pal/secam matrix 1 = ntsc matrix. bren (buffer register enable): 0 = new data is executed as soon as it is received 1 = data is stored in buffer registers and is transferred to the data registers during the next vertical blanking interval. the i 2 c-bus receiver does not accept any new data until this data is transferred into the data registers. sc5 (sandcastle 5 v): 0 = 3-level sandcastle pulse 1 = 2-level (5 v) sandcastle pulse. c ontrol register 2 fson2 (fast switch 2 on). fsdis2 (fast switch 2 disable). fson1 (fast switch 1 on). fsdis1 (fast switch 1 disable). the rgb input signals are selected by fson2 and fson1 or fsw 2 and fsw 1 : fson2 has priority over fson1 fsw 2 has priority over fsw 1 fsdis1 and fsdis2 disable fsw 1 and fsw 2 (see table 2). bcof (black level control off): 0 = automatic cut-off control enabled 1 = automatic cut-off control disabled; rgb outputs are clamped to fixed dc levels. c ontrol register 3 mod2 (output clamp mode2) 0 = inactive 1 = output clamping, but brightness inactive. when mod2 = 1 and bcof = 1 output clamp is enabled and brightness adjust is disabled (for clamping purposes of following rgb receivers). (bcof = 0) and (mod2 = 1); from the description given above the influence on the clamping stage is contradictory. consequently, there is no purpose to this combination and it makes no sense to switch this combination. when the supply voltage has dropped below approximately 6.0 v (usually occurs when the tv receiver is switched on or the supply voltage is interrupted) all data and function bits are set to 01h.
1997 jun 23 9 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 table 1 subaddress (sad) and data bytes; note 1 note 1. x = dont care, but for software compatibility with other or future video ics it is recommended to set all x to logic 0. function sad (hex) msb lsb d7 d6 d5 d4 d3 d2 d1 d0 brightness 00 0 0 a05 a04 a03 a02 a01 a00 saturation 01 0 0 a15 a14 a13 a12 a11 a10 contrast 02 0 0 a25 a24 a23 a22 a21 a20 hue control voltage 03 0 0 a35 a34 a33 a32 a31 a30 red gain 04 0 0 a45 a44 a43 a42 a41 a40 green gain 05 0 0 a55 a54 a53 a52 a51 a50 blue gain 06 0 0 a65 a64 a63 a62 a61 a60 reserved 07 0 0 x x x x x x reserved 08 0 0 x x x x x x reserved 09 0 0 x x x x x x peak drive limit 0a 0 0 aa5 aa4 aa3 aa2 aa1 aa0 reserved 0b x x x x x x x x control register 1 0c sc5 x bren x nmen x x x control register 2 0d x x x bcof fsdis2 fson2 fsdis1 fson1 control register 3 0e x x mod2 x x x x x reserved 0f x x x x x x x x
1997 jun 23 10 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 table 2 signal input selection by the fast source switches; notes 1 to 4 notes 1. h: logic high implies that the voltage >0.9 v. 2. l: logic low implies that the voltage <0.4 v. 3. x = dont care. 4. on indicates the selected input signal. limiting values in accordance with the absolute maximum rating system (iec 134). i 2 c-bus control bits analog switch signals input selected fson2 fsdis2 fson1 fsdis1 fsw 2 (pin 1) fsw 1 (pin 13) rgb 2 rgb 1 y/cd llll l l on lh on hxon lllh l x on hxon llhx l x on hxon lhll x l on xh on lhlh x x on lhhx x x on hxxx x x on symbol parameter min. max. unit v p supply voltage (pin 5) - 8.8 v v i input voltage (pins 1 to 8, 10 to 13, 16, 21, 23 and 25) - 0.1 +v p v input voltage (pins 15, 18 and 19) - 0.7 v p + 0.7 v input voltage (pins 27 and 28) - 0.1 +8.8 v v 14 sandcastle pulse voltage - 0.7 v p + 5.8 v i av average current (pins 20, 22 and 24) - 10 +4 ma i m peak current (pins 20, 22 and 24) - 20 +4 ma i 26 output current - 8 +0.6 ma t stg storage temperature - 20 +150 c t amb operating ambient temperature 0 70 c p tot total power dissipation - 1.2 w
1997 jun 23 11 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 characteristics all voltages are measured in test circuit of fig.9 with respect to gnd (pin 9); v p = 8.0 v; t amb =25 c; nominal signal amplitudes (black-to-white) at output pins 24, 22 and 20; nominal settings of brightness, contrast, saturation and white level control; without beam current or peak drive limiting; unless otherwise speci?ed. symbol parameter conditions min. typ. max. unit supply (pin 5) v p supply voltage 7.2 8.0 8.8 v i p supply current - 60 - ma colour difference inputs [ - (b - y): pin 6; - (r - y): pin 7] v 6(p-p) - (b - y) input (peak-to-peak value) notes 1 and 2 - 1.33 - v v 7(p-p) - (r - y) input (peak-to-peak value) notes 1 and 2 - 1.05 - v v 6,7 internal dc bias voltage at black level clamping - 4.1 - v ? i 6,7 ? input current during line scan -- 0.1 m a at black level clamping 100 --m a r 6,7 input resistance 10 -- m w luminance/sync (vbs; y: pin 8) v i(p-p) luminance input voltage at pin 8 (peak-to-peak value) note 2 - 0.45 - v v 8(bias) internal dc bias voltage at black level clamping - 4.1 - v ? i 8 ? input current during line scan -- 0.1 m a at black level clamping 100 --m a r 8 input resistance 10 -- m w rgb input 1 (r 1 : pin 10; g 1 : pin 11; b 1 : pin 12) v i(p-p) input voltage at pins 10, 11 and 12 (peak-to-peak value) note 2 - 0.7 - v v 10/11/12(bias) internal dc bias voltage at black level clamping - 5.7 - v ? i 10/11/12 ? input current during line scan -- 0.1 m a at black level clamping 100 --m a r 10/11/12 input resistance 10 -- m w rgb input 2 (r 2 : pin 2, g 2 : pin 3, b 2 : pin 4) v i(p-p) input voltage at pins 2, 3 and 4 (peak-to-peak value) note 2 - 0.7 - v v 2/3/4 internal dc bias voltage at black level clamping - 5.7 - v ? i 2/3/4 ? input current during line scan -- 0.1 m a at black level clamping 100 --m a r 2/3/4 input resistance 10 -- m w
1997 jun 23 12 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 fast signal switch fsw 1 (pin 13) to select y, cd or r 1 , g 1 , b 1 inputs (control bits: see table 2) v 13 voltage to select y and cd -- 0.4 v voltage to select r 1 , g 1 , b 1 0.9 - 5.0 v r 13 internal resistance to ground - 4.0 - k w d t difference between transit times for signal switching and signal insertion -- 10 ns fast signal switch fsw 2 (pin 1) to select y, cd/r 1 , g 1 , b 1 or r 2 , g 2 , b 2 inputs (control bits: see table 2) v 1 voltage to select y, cd/r 1 , g 1 , b 1 -- 0.4 v voltage to select r 2 , g 2 , b 2 0.9 - 5.0 v r 1 internal resistance to ground - 4.0 - k w d t difference between transit times for signal switching and signal insertion -- 10 ns saturation adjust [acts on - (r - y) and - (b - y) signals under i 2 c-bus control; subaddress 01h (bit resolution 1.5% of maximum saturation); data byte 3fh for maximum saturation, data byte 23h for nominal saturation and data byte 00h for minimum saturation] d s saturation below maximum at 23h - 5 - db at 00h; f = 100 khz - 50 - db contrast adjust [acts on internal rgb signals under i 2 c-bus control; subaddress 02h (bit resolution 1.5% of maximum contrast); data byte 3fh for maximum contrast, data byte 22h for nominal contrast and data byte 00h for minimum contrast] d c contrast below maximum at 22h - 5 - db at 00h - 22 - db brightness adjust [acts on internal rgb signals under i 2 c-bus control; subaddress 00h (bit resolution 1.5% of maximum brightness); data byte 3fh for maximum brightness, data byte 26h for nominal brightness and data byte 00h for minimum brightness] d br black level shift of nominal signal amplitude referred to cut-off measurement level at 3fh - 30 - % at 00h -- 50 - % white potentiometers [under i 2 c-bus control; subaddresses 04h (red), 05h (green) and 06h (blue); data byte 3fh for maximum gain; data byte 19h for nominal gain and data byte 00h for minimum gain]; note 3 d g v relative to nominal gain increase of gain at 3fh - 50 - % decrease of gain at 00h - 50 - % symbol parameter conditions min. typ. max. unit
1997 jun 23 13 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 rgb outputs (pins 24, 22 and 20; positive going output signals; peak drive limiter set = 3fh); note 4 v o(b-w) nominal output signals (black-to-white value) - 2.0 - v maximum output signals (black-to-white value) 3.0 -- v d v o spread between rgb output signals -- 10 % v o minimum output voltages -- 0.8 v maximum output voltages 6.8 -- v v 24,22,20 voltage of cut-off measurement line equivalent to voltage during ultra-black output clamping; bcof = 1 2.3 2.5 2.7 v i int internal current sources - 5.0 - ma r o output resistance - 20 -w frequency response f res frequency response of y path (from pin 8 to pins 24, 22 and 20) f = 10 mhz -- 3db frequency response of cd path (from pins 7 to 24 and 6 to 20) f=8mhz -- 3db frequency response of rgb 1 path (from pins 10 to 24, 11 to 22 and 12 to 20) f = 10 mhz -- 3db frequency response of rgb 2 path (from pins 2 to 24, 3 to 22 and 4 to 20) f = 10 mhz -- 3db sandcastle pulse detector (pin 14) c ontrol bit sc5 = 0; 3- level ; notes 5 and 6 v 14 sandcastle pulse voltage for horizontal and vertical blanking pulses 2.0 2.5 3.0 v for horizontal pulses (line count) 4.0 4.5 5.0 v for burst key pulses (clamping) 7.6 - v p + 5.8 v c ontrol bit sc5 = 1; 2- level ; notes 5 and 6 v 14 sandcastle pulse voltage for horizontal and vertical blanking pulses 2.0 2.5 3.0 v for burst key pulses 4.0 4.5 v p + 5.8 v g eneral i 14 output current v 14 =0v -- - 100 m a t d leading edge delay of the clamping pulse - 1.5 -m s symbol parameter conditions min. typ. max. unit
1997 jun 23 14 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 vertical ?yback (pin 18); note 6 v 18 vertical ?yback pulse for low -- 2.5 v for high 4.5 -- v internal voltage pin 18 open-circuit; note 7 - 5.0 - v i 18 input current -- 5 m a average beam current limiting (pin 15); note 8 v c(15) contrast reduction starting voltage - 4.0 - v d v c(15) voltage difference for full contrast reduction -- 2.0 - v v br(15) brightness reduction starting voltage - 2.5 - v d v br(15) voltage difference for full brightness reduction -- 1.6 - v peak drive limiting voltage [pin 16; internal peak drive limiting level (v pdl ) acts on rgb outputs under i 2 c-bus control; subaddress 0ah]; note 9 v 20,22,24 minimum rgb output voltages at 00h -- 3.0 v maximum rgb output voltages at 3fh 7.0 -- v i 16 charge current -- 1 -m a discharge current during peak white - 5 - ma v 16 internal voltage limitation 4.5 -- v v c(16) contrast reduction starting voltage - 4.0 - v d v c(16) voltage difference for full contrast reduction -- 2.0 - v v br(16) brightness reduction starting voltage - 2.5 - v d v br(16) voltage difference for full brightness reduction -- 1.6 - v automatic cut-off control (pin 19); notes 6 and 10 to 12; see fig.7 v 19 external voltage -- v p - 1.4 v i 19 output current -- - 60 m a input current 150 --m a additional input current switch-on delay 1 - 0.5 - ma v 24,22,20 monitor pulse amplitude (under i 2 c-bus control; subaddress 0ah) switch-on delay 1; note 11 - v pdl - 1.0 - v v 19(th) voltage threshold for picture tube cathode warming up switch-on delay 1 - 4.5 - v v ref internally controlled voltage during leakage measurement period - 2.7 - v d v 19 difference between v meas (cut-off measurement voltage) and v ref - 1.0 - v symbol parameter conditions min. typ. max. unit
1997 jun 23 15 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 cut-off storage (pins 25, 23 and 21) ? i 21,23,25 ? charge and discharge currents during cut-off measurement lines - 0.3 - ma input currents of storage inputs outside measurement time -- 0.1 m a storage of leakage information (pin 17) ? i 17 ? charge and discharge currents during leakage measurement period - 0.4 - ma leakage current outside measurement time -- 0.1 m a v 17 threshold voltage for reset to switch-on state - 2.5 - v hue control (under i 2 c-bus control; subaddress 03h; data byte 3fh for maximum voltage; data byte 20h for nominal voltage and data byte 00h for minimum voltage); note 13 v 26 output voltage at 3fh 4.8 -- v at 20h - 3.0 - v at 00h -- 1.2 v i int current of the internal current source at pin 26 500 --m a i 2 c-bus receiver clock scl (pin 28) f scl input frequency range 0 - 100 khz v il low-level input voltage -- 1.5 v v ih high-level input voltage 3.0 - 6.0 v i il low-level input current -- - 10 m a i ih high-level input current -- 10 m a t l clock pulse low 4.7 --m s t h clock pulse high 4.0 --m s t r rise time -- 1.0 m s t f fall time -- 0.3 m s i 2 c-bus receiver data input/output sda (pin 27) v il low-level input voltage -- 1.5 v v ih high-level input voltage 3.0 - 6.0 v i il low-level input current -- - 10 m a i ih high-level input current -- 10 m a i ol low-level output current 3.0 -- ma t r rise time -- 1.0 m s t f fall time -- 0.3 m s t su;dat data set-up time 0.25 --m s symbol parameter conditions min. typ. max. unit
1997 jun 23 16 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 notes to the characteristics 1. the values of the - (b - y) and - (r - y) colour difference input signals are for a 75% colour-bar signal. 2. the pins are capacitively coupled to a low ohmic source, with a recommended maximum output impedance of 600 w . 3. the white potentiometers affect the amplitudes of the rgb output signals. 4. the rgb outputs at pins 24, 22 and 20 are emitter followers with current sources. 5. sandcastle pulses are compared with internal threshold voltages independent of v p . the threshold voltages separate the components of the sandcastle pulse. the particular component is generated when the voltage on pin 14 exceeds the defined internal threshold voltage. the internal threshold voltages (control bit sc5 = 0) are: 1.5 v for horizontal and vertical blanking pulses 3.5 v for horizontal pulses 6.5 v for the burst key pulse. the internal threshold voltages (control bit sc5 = 1) are: 1.5 v for horizontal and vertical blanking pulses 3.5 v for the burst key pulse. 6. vertical signal blanking is determined by the vertical component of the sandcastle pulse. the leakage and the rgb cut-off measurement lines are positioned in the first four complete lines after the end of the vertical component. in this case, the rgb output signals are blanked until the end of the last measurement line; see fig.7a. if an extra vertical flyback pulse vfb is applied to pin 18, the four measurement lines start in the first complete line after the end of the vfb pulse; see fig.7b. in this case, the output signals are blanked either until the end of the last measurement line or until the end of the vertical component of the sandcastle pulse, according to which occurs last. 7. if no vfb pulse is applied, pin 18 can be left open-circuit or connected to v p . if pin 18 is always low neither automatic cut-off control nor output clamping can happen. 8. average beam current limiting reduces the contrast, at minimum contrast it reduces the brightness. 9. peak drive limiting reduces the rgb outputs by reducing the contrast, at minimum contrast it reduces the brightness. the maximum rgb outputs are determined via the i 2 c-bus under subaddress 0ah. when an rgb output exceeds the maximum voltage, peak drive limiting is delayed by one horizontal line. 10. during leakage current measurement, the rgb channels are blanked to ultra-black level. during cut-off measurement one channel is set to the measurement pulse level, the other channels are blanked to ultra-black. since the brightness adjust shifts the colour signal relative to the black level, the brightness adjust is disabled during the vertical blanking interval (see figs 6 and 7). 11. during picture cathode warming up (first switch-on delay) the rgb outputs (pins 24, 22 and 20) are blanked to the ultra-black level during line scan. during the vertical blanking interval a white-level monitor pulse is fed out on the rgb outputs and the cathode currents are measured. when the voltage threshold on pin 19 is greater than 4.5 v, the monitor pulse is switched off and cut-off control is activated (second switch-on delay). as soon as cut-off control stabilizes, rgb output blanking is removed. 12. range of cut-off measurement level at the rgb outputs is 1 to 5 v. the recommended value is 3 v. 13. the hue control output at pin 26 is an emitter follower with current source.
1997 jun 23 17 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 table 3 demodulator axes and ampli?cation factors table 4 pal/secam and ntsc matrix; note 1 note 1. pal/secam signals are matrixed by the equation: v g - y = - 0.51v r - y - 0.19v b - y ntsc signals are matrixed by the equations (hue phase shift of - 5 degrees): v r - y* = 1.57v r - y - 0.41v b - y ; v g - y* = - 0.43v r - y - 0.11v b - y ; v b - y* =v b - y in the matrix equations: v r - y and v b - y are conventional pal demodulation axes and amplitudes at the output of the ntsc demodulator. v g - y* , v r - y* and v b - y* are the ntsc modified colour difference signals; this is equivalent to the demodulator axes and amplification factors shown in table 3. v g - y* = - 0.27v r - y* - 0.22v b - y* . parameter ntsc pal (b - y)* demodulator axis 0 0 (r - y)* demodulator axis 115 90 (r - y)* ampli?cation factor 1.97 1.14 (b - y)* ampli?cation factor 2.03 2.03 matrix nmen pal/secam 0 ntsc 1 fig.6 cut-off measurement pulse. (1) maximum brightness. (2) nominal brightness. handbook, full pagewidth mha697 cut-off measurement line for red signal ultra-black (1) (2)
1997 jun 23 18 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 fig.7 leakage and cut-off current measurement timing diagrams. lm = leakage current measurement time. mr, mg, mb = r, g, b cut-off measurement pulses. a. timing controlled by sandcastle pulse. b. timing controlled by additional vertical flyback pulse (vfb). handbook, full pagewidth mha698 lm lm lm mr mg mb sandcastle pulse with vertical component r channel g channel b channel handbook, full pagewidth mha699 lm lm lm mr mg mb r channel g channel b channel vertical flyback pulse (vfb)
1997 jun 23 19 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 internal pin configuration handbook, full pagewidth med722 8 7 6 5 12 13 14 11 10 9 4 3 diode protection on all pins except pins 5, 14, 27 and 28 cl cl cl cl cl cl cl cl cl 2 23 22 21 20 19 18 25 24 26 27 28 15 16 1 + + 17 TDA4687 + + + + fig.8 internal circuits.
1997 jun 23 20 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 test and application information fig.9 test and application circuit. (1) insert link br1 if average beam current is not required. handbook, full pagewidth med723 1 2 3 fsw 2 fsw 1 g 2 r 2 4 b 2 fsw 2 g 2 r 2 b 2 5 v p 10 nf 10 nf 10 nf 10 nf 10 nf 10 nf 10 nf 75 w 10 nf 10 nf 47 nf 6 - (b - y) 7 - (r - y) 8 y - (b - y) - (r - y) y 9 gnd 10 11 r 1 12 g 1 13 b 1 14 27 28 26 25 24 23 22 21 20 19 18 17 16 15 sc fsw 1 r 1 g 1 b 1 sc bcl 330 nf c pdl 1n4148 1n4148 br1 (1) 75 w 75 w 75 w 75 w 3.9 k w v p = 8 v beam current information 10 k w 3.9 k w 75 w 75 w 75 w 100 w 100 w 22 m h 220 m f 22 m f 1 m f 82 k w con2 c b 220 nf c g 220 nf c r 220 nf c l bzx79 c6v2 vfb ci b o 10 9 8 7 g o r o g o b o ci vfb (optional) r o hue sda scl scl sda hue 6 5 4 3 2 1 200 v gnd + 12 v TDA4687
1997 jun 23 21 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 package outline unit a max. 1 2 b 1 (1) (1) (1) cd e w em h l references outline version european projection issue date iec jedec eiaj mm inches dimensions (inch dimensions are derived from the original mm dimensions) sot117-1 92-11-17 95-01-14 a min. a max. b z max. m e e 1 1.7 1.3 0.53 0.38 0.32 0.23 36.0 35.0 14.1 13.7 3.9 3.4 0.25 2.54 15.24 15.80 15.24 17.15 15.90 1.7 5.1 0.51 4.0 0.066 0.051 0.020 0.014 0.013 0.009 1.41 1.34 0.56 0.54 0.15 0.13 0.01 0.10 0.60 0.62 0.60 0.68 0.63 0.067 0.20 0.020 0.16 051g05 mo-015ah m h c (e ) 1 m e a l seating plane a 1 w m b 1 e d a 2 z 28 1 15 14 b e pin 1 index 0 5 10 mm scale note 1. plastic or metal protrusions of 0.25 mm maximum per side are not included. handbook, full pagewidth dip28: plastic dual in-line package; 28 leads (600 mil) sot117-1
1997 jun 23 22 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 soldering introduction there is no soldering method that is ideal for all ic packages. wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. however, wave soldering is not always suitable for surface mounted ics, or for printed-circuits with high population densities. in these situations reflow soldering is often used. this text gives a very brief insight to a complex technology. a more in-depth account of soldering ics can be found in our ic package databook (order code 9398 652 90011). soldering by dipping or by wave the maximum permissible temperature of the solder is 260 c; solder at this temperature must not be in contact with the joint for more than 5 seconds. the total contact time of successive solder waves must not exceed 5 seconds. the device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (t stg max ). if the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. repairing soldered joints apply a low voltage soldering iron (less than 24 v) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. if the temperature of the soldering iron bit is less than 300 c it may remain in contact for up to 10 seconds. if the bit temperature is between 300 and 400 c, contact may be up to 5 seconds. definitions life support applications these products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify philips for any damages resulting from such improper use or sale. purchase of philips i 2 c components data sheet status objective speci?cation this data sheet contains target or goal speci?cations for product development. preliminary speci?cation this data sheet contains preliminary data; supplementary data may be published later. product speci?cation this data sheet contains ?nal product speci?cations. limiting values limiting values given are in accordance with the absolute maximum rating system (iec 134). stress above one or more of the limiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the speci?cation is not implied. exposure to limiting values for extended periods may affect device reliability. application information where application information is given, it is advisory and does not form part of the speci?cation. purchase of philips i 2 c components conveys a license under the philips i 2 c patent to use the components in the i 2 c system provided the system conforms to the i 2 c specification defined by philips. this specification can be ordered using the code 9398 393 40011.
1997 jun 23 23 philips semiconductors product speci?cation video processor with automatic cut-off control TDA4687 notes
internet: http://www.semiconductors.philips.com philips semiconductors C a worldwide company ? philips electronics n.v. 1997 sca54 all rights are reserved. reproduction in whole or in part is prohibited without the prior written consent of the copyright owne r. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reli able and may be changed without notice. no liability will be accepted by the publisher for any consequence of its use. publication thereof does not con vey nor imply any license under patent- or other industrial or intellectual property rights. netherlands: postbus 90050, 5600 pb eindhoven, bldg. vb, tel. +31 40 27 82785, fax. +31 40 27 88399 new zealand: 2 wagener place, c.p.o. box 1041, auckland, tel. +64 9 849 4160, fax. +64 9 849 7811 norway: box 1, manglerud 0612, oslo, tel. +47 22 74 8000, fax. +47 22 74 8341 philippines: philips semiconductors philippines inc., 106 valero st. salcedo village, p.o. box 2108 mcc, makati, metro manila, tel. +63 2 816 6380, fax. +63 2 817 3474 poland: ul. lukiska 10, pl 04-123 warszawa, tel. +48 22 612 2831, fax. +48 22 612 2327 portugal: see spain romania: see italy russia: philips russia, ul. usatcheva 35a, 119048 moscow, tel. +7 095 755 6918, fax. +7 095 755 6919 singapore: lorong 1, toa payoh, singapore 1231, tel. +65 350 2538, fax. +65 251 6500 slovakia: see austria slovenia: see italy south africa: s.a. philips pty ltd., 195-215 main road martindale, 2092 johannesburg, p.o. box 7430 johannesburg 2000, tel. +27 11 470 5911, fax. +27 11 470 5494 south america: rua do rocio 220, 5th floor, suite 51, 04552-903 s?o paulo, s?o paulo - sp, brazil, tel. +55 11 821 2333, fax. +55 11 829 1849 spain: balmes 22, 08007 barcelona, tel. +34 3 301 6312, fax. +34 3 301 4107 sweden: kottbygatan 7, akalla, s-16485 stockholm, tel. +46 8 632 2000, fax. +46 8 632 2745 switzerland: allmendstrasse 140, ch-8027 zrich, tel. +41 1 488 2686, fax. +41 1 481 7730 taiwan: philips semiconductors, 6f, no. 96, chien kuo n. rd., sec. 1, taipei, taiwan tel. +886 2 2134 2865, fax. +886 2 2134 2874 thailand: philips electronics (thailand) ltd., 209/2 sanpavuth-bangna road prakanong, bangkok 10260, tel. +66 2 745 4090, fax. +66 2 398 0793 turkey: talatpasa cad. no. 5, 80640 gltepe/istanbul, tel. +90 212 279 2770, fax. +90 212 282 6707 ukraine : philips ukraine, 4 patrice lumumba str., building b, floor 7, 252042 kiev, tel. +380 44 264 2776, fax. +380 44 268 0461 united kingdom: philips semiconductors ltd., 276 bath road, hayes, middlesex ub3 5bx, tel. +44 181 730 5000, fax. +44 181 754 8421 united states: 811 east arques avenue, sunnyvale, ca 94088-3409, tel. +1 800 234 7381 uruguay: see south america vietnam: see singapore yugoslavia: philips, trg n. pasica 5/v, 11000 beograd, tel. +381 11 625 344, fax.+381 11 635 777 for all other countries apply to: philips semiconductors, marketing & sales communications, building be-p, p.o. box 218, 5600 md eindhoven, the netherlands, fax. +31 40 27 24825 argentina: see south america australia: 34 waterloo road, north ryde, nsw 2113, tel. +61 2 9805 4455, fax. +61 2 9805 4466 austria: computerstr. 6, a-1101 wien, p.o. box 213, tel. +43 1 60 101, fax. +43 1 60 101 1210 belarus: hotel minsk business center, bld. 3, r. 1211, volodarski str. 6, 220050 minsk, tel. +375 172 200 733, fax. +375 172 200 773 belgium: see the netherlands brazil: see south america bulgaria: philips bulgaria ltd., energoproject, 15th floor, 51 james bourchier blvd., 1407 sofia, tel. +359 2 689 211, fax. +359 2 689 102 canada: philips semiconductors/components, tel. +1 800 234 7381 china/hong kong: 501 hong kong industrial technology centre, 72 tat chee avenue, kowloon tong, hong kong, tel. +852 2319 7888, fax. +852 2319 7700 colombia: see south america czech republic: see austria denmark: prags boulevard 80, pb 1919, dk-2300 copenhagen s, tel. +45 32 88 2636, fax. +45 31 57 0044 finland: sinikalliontie 3, fin-02630 espoo, tel. +358 9 615800, fax. +358 9 61580920 france: 4 rue du port-aux-vins, bp317, 92156 suresnes cedex, tel. +33 1 40 99 6161, fax. +33 1 40 99 6427 germany: hammerbrookstra?e 69, d-20097 hamburg, tel. +49 40 23 53 60, fax. +49 40 23 536 300 greece: no. 15, 25th march street, gr 17778 tavros/athens, tel. +30 1 4894 339/239, fax. +30 1 4814 240 hungary: see austria india: philips india ltd, shivsagar estate, a block, dr. annie besant rd. worli, mumbai 400 018, tel. +91 22 4938 541, fax. +91 22 4938 722 indonesia: see singapore ireland: newstead, clonskeagh, dublin 14, tel. +353 1 7640 000, fax. +353 1 7640 200 israel: rapac electronics, 7 kehilat saloniki st, po box 18053, tel aviv 61180, tel. +972 3 645 0444, fax. +972 3 649 1007 italy: philips semiconductors, piazza iv novembre 3, 20124 milano, tel. +39 2 6752 2531, fax. +39 2 6752 2557 japan: philips bldg 13-37, kohnan 2-chome, minato-ku, tokyo 108, tel. +81 3 3740 5130, fax. +81 3 3740 5077 korea: philips house, 260-199 itaewon-dong, yongsan-ku, seoul, tel. +82 2 709 1412, fax. +82 2 709 1415 malaysia: no. 76 jalan universiti, 46200 petaling jaya, selangor, tel. +60 3 750 5214, fax. +60 3 757 4880 mexico: 5900 gateway east, suite 200, el paso, texas 79905, tel. +9-5 800 234 7381 middle east: see italy printed in the netherlands 547047/25/02/pp24 date of release: 1997 jun 23 document order number: 9397 750 02023

▲Up To Search▲

Price & Availability of TDA4687

	To Download TDA4687 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .